# NIST: Validating Floating Point Implementations

Tagged technical presentation with sparse slide text, diagrams, screenshots, and mathematical notation. Categories: government-presentation, slides, tagged-pdf, technical-content, image-heavy. Canonical source: https://csrc.nist.gov/presentations/2026/mpts2026-2b2

- Source PDF: [source.pdf](source.pdf)
- Continuous semantic HTML: [semantic-continuous/index.html](semantic-continuous/index.html)
- Side-by-side comparison: [compare.html](compare.html)
- Quality probe: [quality/quality-report.md](quality/quality-report.md)
- Pages: 13
- Text runs: 168
- Text lines: 109
- Image placements: 33
- Vector paths: 94
- Exported assets: 16
- Links: 0
- Diagnostics: 10
- Quality status: passed
- Quality checks needing review: 0

## Quality Artifacts

- [diff p1](quality/page-1-diff.png)
- [color heatmap p1](quality/page-1-color-heatmap.png)
- [visual report p1](quality/page-1-visual-report.html)
- [diff p2](quality/page-2-diff.png)
- [color heatmap p2](quality/page-2-color-heatmap.png)
- [visual report p2](quality/page-2-visual-report.html)

## Text Preview

Validating floating point implementations Pierre Ciadoux NIST CAVP / PQC MPTS 2026 01/27/2026 Content (12 min presentation) Definition of floating points and fixed points • Inaccuracy and Variation examples • Real world impact • Floating points (as specified in IEEE754) signexponent −1×mantissa×2 Most processors use floating points based on standard IEEE754 • Useful for very large or very small numbers • Efficient using hardware computations (FPU) • By Codekaizen - Own work, CC BY-SA 4.0, https://commons.wikimedia.org/w/index.php?curid=3595583 Fixed points Fixed number of bits to represent the integer and fractional parts • With 64 bits: 32 bits for integral and fractional part (Q32.32) • No...